



(12)

## EUROPEAN PATENT APPLICATION

(21) Application number: 84300212.2

(51) Int. Cl.<sup>4</sup>: H 01 L 45/00, H 01 L 27/24

(22) Date of filing: 13.01.84


(30) Priority: 18.01.83 US 458919

(71) Applicant: ENERGY CONVERSION DEVICES, INC.,  
1675 West Maple Road, Troy Michigan 48084 (US)(43) Date of publication of application: 29.08.84  
Bulletin 84/35(72) Inventor: Johnson, Robert Royce, 25885 German Mill  
Road, Franklin Michigan 48025 (US)(84) Designated Contracting States: AT BE CH DE FR GB IT LI  
LU NL SE(88) Date of deferred publication of search  
report: 30.12.86 Bulletin 86/52(74) Representative: Jackson, Peter Arthur et al, GILL  
JENNINGS & EVERY 53-64 Chancery Lane, London  
WC2A 1HN (GB)

(54) Electronic matrix arrays and method for making the same.

(57) An electronic matrix array (30) and method for making same includes a plurality of first (32) and second (34) spaced apart address lines which cross each other at an angle and are spaced to form a plurality of crossover points there-between. Diode means (36) between each of the crossover points establish selectable current paths through respective pairs of the first (32) and second (34) address lines. Each diode means (36) includes a body (40) of semiconductor material preferably comprised of amorphous silicon alloys and having a p-i-n or n-i-p configuration and has an effective current conduction cross-sectional area formed by the overlapping juxtaposed common surface area of the address lines (32, 34).

A method of making the array includes the steps of forming a continuous diode structure over a conductive substrate, forming a plurality of first and second spaced apart conductive address lines on opposite sides of the continuous diode structure, the second lines being formed by removing portions of said substrate which cross at an angle from said first address lines.





DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 7)
X	GB-A-2 066 566 (ENERGY CONVERSION DEVICES) * Page 5, lines 54-64; figure 5 *	1-33	H 01 L 45/00 H 01 L 27/24
A	US-A-2 994 121 (W. SHOCKLY) * Figure 4 *	1	
A	US-A-3 768 060 (A. SOBEL) * Abstract *	34	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int. Cl. 7)
THE SEARCHER			H 01 L
Date of search		PELSERS Examiner	

CATEGORY OF CITED DOCUMENTS

X : particularly relevant if taken alone  
Y : particularly relevant if combined with another document of the same category  
A : technological background  
O : non-written disclosure  
P : intermediate document

T : theory or principle underlying the invention  
E : earlier patent document, but published on, or after the filing date  
D : document cited in the application  
L : document cited for other reasons  
& : member of the same patent family, corresponding document

(19)



Europäisches Patentamt  
European Patent Office  
Office européen des brevets

(11)

Publication number:

0 117 045  
A2

(12)

## EUROPEAN PATENT APPLICATION

(21)

Application number: 84300212.2

(51)

Int. Cl.<sup>3</sup>: H 01 L 45/00  
H 01 L 27/24

(22)

Date of filing: 13.01.84

(30)

Priority: 18.01.83 US 458919

(43)

Date of publication of application:  
29.08.84 Bulletin 84/35

(64)

Designated Contracting States:  
AT BE CH DE FR GB IT LI LU NL SE

(71)

Applicant: ENERGY CONVERSION DEVICES, INC.  
1675 West Maple Road  
Troy Michigan 48084(US)

(72)

Inventor: Johnson, Robert Royce  
25885 German Mill Road  
Franklin Michigan 48025(US)

(74)

Representative: Jackson, Peter Arthur et al,  
GILL JENNINGS & EVERY 53-64 Chancery Lane  
London WC2A 1HN(GB)

(54)


Electronic matrix arrays and method for making the same.

(57)

An electronic matrix array (30) and method for making same includes a plurality of first (32) and second (34) spaced apart address lines which cross each other at an angle and are spaced to form a plurality of crossover points therebetween. Diode means (36) between each of the crossover points establish selectable current paths through respective pairs of the first (32) and second (34) address lines. Each diode means (36) includes a body (40) of semiconductor material preferably comprised of amorphous silicon alloys and having a p-i-n- or n-i-p configuration and has an effective current conduction cross-sectional area formed by the overlapping juxtaposed common surface area of the address lines (32, 34).

A method of making the array includes the steps of forming a continuous diode structure over a conductive substrate, forming a plurality of first and second spaced apart conductive address lines on opposite sides of the continuous diode structure, the second lines being formed by removing portions of said substrate which cross at an angle from said first address lines.

FIG 1



-1-

ELECTRONIC MATRIX ARRAYS AND METHOD FOR  
MAKING THE SAME

The present invention primarily relates to an electronic matrix array and more particularly to a distributed diode matrix array. The present invention further relates to improved read only memory (ROM) devices, electronically erasable programmable read only memory (EEPROM) devices, programmable read only memory (PROM) devices, field programmable logic arrays, and flat panel displays wherein the distributed diode matrix array facilitates isolation and addressing. The present invention allows such structures to be made with substantially greater packing densities than prior art arrays and with reduced processing steps and lithography control tolerances. Of great importance is the fact that these structures can be made in accordance with the present invention on substrates much larger than previously possible to provide substantially increased data storage, logic operations or flat panel display areas. The diode matrix of the present invention is formed from amorphous alloys including silicon deposited onto large area substrates. To that end, reference can be made to the disclosure in U.S. Patent No. 4,217,374 Stanford R. Ovshinsky and Masatsugu Izu entitled: AMORPHOUS SEMICONDUCTORS EQUIVALENT TO CRYSTALLINE SEMICONDUCTORS and U.S. Patent No. 4,226,898 Stanford R. Ovshinsky and Arun Madan, of the same title.

Silicon is the basis of the huge crystalline semiconductor industry and is the material which is utilized in substantially all the commercial integrated circuits now produced. When crystal-

-2-

line semiconductor technology reached a commercial state, it became the foundation of the present huge semiconductor device manufacturing industry. This was due to the ability of the scientist to  
5 grow substantially defect-free germanium and particularly silicon crystals, and then turn them into extrinsic materials with p-type and n-type conductivity regions therein. This was accomplished by diffusing into such crystalline material parts per million of donor (n) or acceptor (p)  
10 dopant materials introduced as substitutional impurities into the substantially pure crystalline materials, to increase their electrical conductivity and to control their being either a p or n  
15 conduction type.

The semiconductor fabrication processes for making p-n junction crystals involve extremely complex, time consuming, and expensive procedures as well as high processing temperatures. Thus,  
20 these crystalline materials used in rectifying and other current control devices are produced under very carefully controlled conditions by growing individual single silicon or germanium crystals, and where p-n junctions are required, by doping  
25 such single crystals with extremely small and critical amounts of dopants. These crystal growing processes produce relatively small crystal wafers upon which the integrated memory circuits are formed.

30 In conventional crystalline integrated circuit technology the small area crystal wafer limits the overall size of the integrated circuits which can be formed thereon. In applications requiring large scale areas, such as in the display

-3-

technology, the crystal wafers cannot be manufactured with as large areas as required or desired. The devices are formed, at least in part, by diffusing p or n-type dopants into the substrate. Further, each device is formed between isolation channels which are diffused into the substrate and interconnected on each level of metalization by horizontally spaced conductors. Packing density (the number of devices per unit area of wafer surface) is thereby limited on the surface of the silicon wafers because conductors cannot be placed below the diffused junction areas. Costs are increased and yields decreased by the many lithographic steps required.

Further, the packing density is extremely important because the cell size is exponentially related to the cost of each device. For instance, a decrease in die size by a factor of two results in a decrease in cost on the order of a factor of six. A conventional crystalline ROM utilizing two micron lithography has a bipolar cell size of about .3 to .5 mil<sup>2</sup> or a MOS cell size of about .2 to .3 mil<sup>2</sup>.

In summary, crystal silicon rectifier and integrated circuit structures have to be spread horizontally across their crystalline wafer, they require many sequential processing and aligning steps, large amounts of material, high processing temperatures, are producible only on relatively small area wafers and are expensive and time consuming to produce. Devices based upon amorphous silicon can eliminate these crystal silicon disadvantages. Amorphous silicon can be made faster,

-4-

easier, at lower temperatures and in larger areas than can crystal silicon and it can be deposited in layers on top of conductors as well as below conductors.

5       Accordingly, a considerable effort has been made to develop processes for readily depositing amorphous semiconductor alloys or films, each of which can encompass relatively large areas, if desired, limited only by the size of the deposition  
10       equipment, and which could be doped to form p-type and n-type materials to form p-n junction rectifiers and devices superior in cost and/or operation to those produced by their crystalline counterparts. For many years such work was substantially  
15       unproductive. Amorphous silicon or germanium (Group IV) films are normally four-fold coordinated and were found to have microvoids and dangling bonds and other defects which produce a high density of localized states in the energy gap thereof. The presence of a high density of localized  
20       states in the energy gap of amorphous silicon semiconductor films resulted in such films not being successfully doped or otherwise modified to shift the Fermi level close to the conduction or  
25       valence bands making them unsuitable for making p-n junction rectifiers and other current control device applications.

      In an attempt to minimize the aforementioned problems involved with amorphous silicon and germanium, W.E. Spear and P.G. Le Comber of Carnegie  
30       Laboratory of Physics, University of Dundee, in Dundee, Scotland did some work on "Substitutional Doping of Amorphous Silicon", as reported in a



-5-

paper published in Solid State Communications,  
Vol. 17, pp. 1193-1196, 1975, toward the end of  
reducing the localized states in the energy gap in  
amorphous silicon or germanium to make the same  
5 approximate more closely intrinsic crystalline  
silicon or germanium and of substitutionally dop-  
ing the amorphous materials with suitable classic  
dopants, as in doping crystalline materials, to  
make them extrinsic and of p or n conduction  
10 types.

The reduction of the localized states was ac-  
complished by glow discharge deposition of amor-  
phous silicon films wherein a gas of silane ( $\text{SiH}_4$ )  
was passed through a reaction tube where the gas  
15 was decomposed by a r.f. glow discharge and depo-  
sited on a substrate at a substrate temperature of  
about 500-600°K (227-327°C). The material so de-  
posited on the substrate was an intrinsic amor-  
phous material consisting of silicon and hydro-  
20 gen. To produce a doped amorphous material a gas  
of phosphine ( $\text{PH}_3$ ) for n-type conduction or a gas  
of diborane ( $\text{B}_2\text{H}_6$ ) for p-type conduction was pre-  
mixed with the silane gas and passed through the  
glow discharge reaction tube under the same oper-  
25 ating conditions. The gaseous concentration of  
the dopants used was between about  $5 \times 10^{-6}$  and  
 $10^{-2}$  parts per volume. The material so deposited  
included supposedly substitutional phosphorus or  
boron dopant and was shown to be extrinsic and of  
30 n or p conduction type.

While it was not known by these researchers,  
it is now known by the work of others that the hy-  
drogen in the silane combines at an optimum tem-

-5-

perature with many of the dangling bonds of the silicon during the glow discharge deposition to substantially reduce the density of the localized states in the energy gap toward the end of making  
5 the electronic properties of the amorphous material approximate more nearly those of the corresponding crystalline material.

Greatly improved amorphous silicon alloys having significantly reduced concentrations of  
10 localized states in the energy gaps thereof and high quality electronic properties have been prepared by glow discharge as fully described in U.S. Patent No. 4,226,898, Amorphous Semiconductors Equivalent to Crystalline Semiconductors,  
15 Stanford R. Ovshinsky and Arun Madan which issued October 7, 1980, and by vapor deposition as fully described in U.S. Patent No. 4,217,374, Stanford R. Ovshinsky and Masatsugu Izu, which issued on August 12, 1980, under the same title. As  
20 disclosed in these patents, fluorine is introduced into the amorphous silicon semiconductor alloy to substantially reduce the density of localized states therein. Activated fluorine especially readily diffuses into and bonds to the amorphous  
25 silicon in the amorphous body to substantially decrease the density of localized defect states therein, because the small size of the fluorine atoms enables them to be readily introduced into the amorphous body. The fluorine bonds to the  
30 dangling bonds of the silicon and forms what is believed to be a partially ionic stable bond with flexible bonding angles, which results in a more stable and more efficient compensation or altera-

-7-

tion than is formed by hydrogen and other compensating or altering agents. Fluorine also combines in a preferable manner with silicon and hydrogen, utilizing the hydrogen in a more desirable manner, since hydrogen has several bonding options. Without fluorine, hydrogen may not bond in a desirable manner in the material, causing extra defect states in the band gap as well as in the material itself. Therefore, fluorine is considered to be a more efficient compensating or altering element than hydrogen when employed alone or with hydrogen because of its high reactivity, specificity in chemical bonding, and high electronegativity.

As an example, compensation may be achieved with fluorine alone or in combination with hydrogen with the addition of this element(s) in very small quantities (e.g., fractions of one atomic percent). However, the amounts of fluorine and hydrogen most desirably used are much greater than such small percentages so as to form a silicon-hydrogen-fluorine alloy. Such alloying amounts of fluorine and hydrogen may, for example, be in the range of 1 to 5 percent or greater. It is believed that the alloy so formed has a lower density of defect states in the energy gap than that achieved by the mere neutralization of dangling bonds and similar defect states.

Heretofore various semiconductor materials, both crystalline and amorphous, have been proposed for utilization in rectifying type devices such as a diode. As will be described in greater detail hereinafter, the distributed diode array of the present invention is formed from amorphous alloys

-8-

including silicon as for example disclosed in the applications identified above. The distributed diode array of the present invention can be utilized in the ROM, EEPROM and PROM devices of the present invention as well as in the field program-  
5 mable arrays and flat panel displays of the present invention.

Heretofore various memory systems have been proposed which are divided into several types.  
10 One type is the serial type where the information in the memory system is obtained serially and where the read time for reading a particular bit of information in the memory is dependent upon where it is located in the memory. This results  
15 in long read times for obtaining the information from memory. Such types of memory systems include memory devices including a magnetic tape or a magnetic disc including the so-called floppy disc and magnetic "bubble memory" devices. While the stor-  
20 age information in "bubble" type memory devices potentially reduces the size and cost of memory systems and provides high information packing densities, i.e., small center-to-center distance between adjacent memory regions where the bits of  
25 information are stored, such "bubble" systems are limited to serial reading of information and do not provide for fast read, random access to the stored information.

Also, heretofore, short term data storage has  
30 been provided by random access memory (RAM) devices including transistors or capacitors at the intersections of X and Y axis conductors. Such a memory device can be set in one of two operational

-9-

states. These memory devices provide a fairly high packing density, i.e., a small center-to-center distance between memory locations. A major disadvantage is that such devices are volatile since they must be continually supplied with a voltage if they are to retain their stored data. Such short term data storage devices are often referred to as volatile fast read and write memory systems.

10       A fast read non-volatile memory system is the read only memory (ROM) which uses transistors and rectifiers formed in semiconductor substrates with permanently open contact points or permanently closed contact points in an x-y array for storage of bits of information. Such a ROM system is typically mask-programmed during the manufacture thereof and has a fast read time and a relatively high packing density as well as being non-volatile. However, the obvious disadvantage of such a ROM system is that the data stored cannot be altered and has to be built in at the factory. Accordingly, ROM devices are made-to-order for applications involving storing of the basic operating program of a data processor or other non-altered information.

25       Another memory system used is a programmable read only memory (PROM) system which can be programmed once by the user and remains in that state. Once it is programmed a PROM system will operate identically to a ROM system of the same configuration.

30       The most commonly used PROM system incorporates fuse links positioned at each intersection of an X-Y matrix of conductors. The storage of

-10-

information (logic one or logic zero) is obtained by blowing the fuse links in a given predetermined pattern. Such fuse links extend laterally on a single crystal substrate instead of vertically between crossover conductors and, as a result, such fuse links necessarily require a large area. The area of a typical memory cell or region utilizing a fuse link is about 1 to 1.6 mil<sup>2</sup>.

The current needed to blow the fuse link for programming is quite high because of the necessity of completely blowing out the fuse link and because of the inherently high conductivity of the material of the fuse link. Typical currents are 50 milliamps and the power required is approximately 250 to 400 milliwatts. Also, the fuse link which is a narrow portion of a conductor deposited on a substrate, must have a precise dimension to ensure the complete and programmable blow out thereof. In this respect, photolithography and etching techniques required to fabricate such a fuse link require that such a fuse link be made with very critical tolerances.

Another major problem with fuse link-type PROM devices is that the small gap in the blown fuse can become closed with accumulation of conductive material remaining adjacent to the gap by diffusion or otherwise.

The fuse link technology also has been utilized in field programmable logic arrays, redundant memory arrays, gate arrays and die interconnect arrays. Field programmable logic arrays are utilized to provide options for the integrated circuit user between the standard high volume, low

-11-

cost logic arrays and the very expensive hand-crafted custom designed integrated circuits.

These arrays allow a user to program the low cost array for the user's specific application at a  
 5 substantially reduced cost from the cost of a custom application circuit.

Heretofore it has also been proposed to provide an EEPROM (electrically erasible programmable read only memory) device, a vertically disposed  
 10 memory region or cell in a memory circuit which is vertically coupled at and between an upper Y axis conductor and a lower X axis conductor in a memory matrix. Such an EEPROM system provides a relatively high packing density. Examples of such  
 15 EEPROM's are disclosed in the following patents:

	<u>U.S. PATENT NO.</u>	<u>PATENTEE</u>
	3,571,809	Nelson
	3,573,757	Adams
	3,629,863	Neale
20	3,699,543	Neale
	3,846,767	Cohen
	3,886,577	Buckley
	3,875,566	Helbers
	3,877,049	Buckley
25	3,922,648	Buckley
	3,980,505	Buckley
	4,177,475	Holmberg

Specific reference is made to the U.S. Patent  
 3,699,543 to Neale directed to: COMBINATION FILM  
 30 DEPOSITED SWITCH UNIT AND INTEGRATED CIRCUIT and to U.S. Patent No. 4,177,475 to Holmberg directed to: HIGH TEMPERATURE AMORPHOUS MEMORY DEVICE FOR AN ELECTRICALLY ALTERABLE READ ONLY MEMORY.

These references illustrate EEPROM devices  
 35 including a matrix of X and Y axis conductors where a memory circuit, including a memory region

-12-

and an isolating device is located at each crossover point and extends generally perpendicular to the crossover conductors thereby to provide a relatively high packing density.

5           The memory regions utilized in such EEPROM devices have typically been formed of a tellurium-based chalcogenide material and more specifically an amorphous material such as amorphous germanium and tellurium. Other materials which have rather  
10 highly reversible memory regions include a  $\text{Ge}_a\text{Te}_b$  wherein a is between 5 and 70 atomic percent and b is between 30 and 95 atomic percent. Some of these materials also include other elements in various percentages from 0 to 40 in atomic percent  
15 such as antimony, bismuth, arsenic, sulfur and/or selenium.

Heretofore it has also been known to provide isolating devices which are coupled in series with a memory region or cell at the intersections of  
20 orthogonal conductors, such isolating devices typically having been formed by diffusing various dopant materials into a single crystal silicon substrate to form a rectifier, transistor, or MOS device, e.g., a field effect transistor. Such a  
25 diffusion process requires horizontally spaced x-y conductors and results in lateral diffusion of the doped material into the substrate material. As a result the cell packing densities of such prior memory systems have been limited by the number of  
30 horizontal metal lines and by the degree of lateral diffusion of the dopant materials and by the margin of error required for mask alignment.



-13-

Heretofore an all thin film EEPROM device has been proposed and is disclosed in U.S. Patent No. 3,629,863, referred to above. The all thin film memory circuit disclosed in U.S. Patent No.

5 3,629,863 utilizes deposited film bidirectional threshold type isolating devices.

The devices herein utilize for each isolating device a diode which is a unidirectional isolating device and which provides isolation by a high impedance p-i-n configuration in one direction to  
10 current flow thereby to provide very high OFF resistance.

It has been proposed to form a p-n junction by vacuum depositing, either an n or p-type amorphous semiconductor film on an oppositely doped  
15 silicon chip substrate. In this respect, reference is made to U.S. Patent No. 4,062,034 which discloses such a thin film transistor having a p-n junction. However, it has not been previously  
20 proposed to use a thin film deposited amorphous semiconductor film for forming p-i-n isolating devices in a programmable array.

The invention provides an electronic matrix array comprising a plurality of first spaced apart  
25 address lines and a plurality of second spaced apart address lines. The second address lines cross at an angle and are spaced from the first address lines to form a plurality of crossover points therewith. The array further includes selection means between each of the crossover points  
30 for establishing selectable current paths through respective pairs of the first and second address lines. Each selection means includes a body of

-14-

semiconductor material between the first and second address lines at the crossover points and has an effective current conduction cross-sectional area no larger than that formed by the overlapping juxtaposed common surface area of the address lines.

The invention also provides a method of making an electronic matrix array including the steps of depositing semiconductor materials onto a conductive substrate to form a continuous selection means structure over the substrate, forming a plurality of first spaced apart conductive address lines on the continuous selection means structure on the side thereof opposite the substrate, and thereafter, removing portions of said substrate to form a plurality of second spaced apart address lines crossing at an angle from said first address lines to form a plurality of isolated crossover points therewith. In an alternate approach to providing the isolation, the electrical conductivity of the continuous diode structure can be modified in selected areas thereof between the plurality of first address lines and between the second address lines to form a plurality of electrically isolated selection devices at said crossover points between the plurality of first and second address lines. To effect this isolation the electrical conductivity of the selection means structure is preferably modified by oxidizing the selection means structure semiconductor material in the selected areas or by removing portions of the selection means structure semiconductor material in the selected area. For smaller arrays, the

-15-

eral electrical conductivity of the thin amorphous silicon film is sufficiently small that nothing needs to be done to improve the isolation between crossovers.

The semiconductor bodies of the selection means preferably form diode means formed from amorphous silicon alloys and include an intrinsic region and a pair of doped regions on opposite respective sides of the intrinsic region between the intrinsic region and the first and second address lines.

To form a ROM, a PROM or field programmable array, a layer of settable material having a normally substantially non-conductive state and a settable substantially non-resettable comparatively high conductive state can be included between the selection means and one of the plurality of address lines. The settable material preferably comprises either an intrinsic amorphous silicon alloy or a chalcogenide material.

To form an EEPROM array, a layer of resettable material having a substantially non-conductive state and a comparatively high conductive state can be included between the selection means and one of the plurality of address lines wherein the resettable material is settable and resettable between those states. The resettable material preferably includes a chalcogenide.

A flat panel display can also be formed by providing a layer of liquid crystal material over the diode means and utilizing selected address lines as electrodes to apply an electric field across the liquid crystal material.

-16-

A light sensing array can also be formed by forming one plurality of address lines from a transparent conductor, such as indium tin oxide and utilizing the photoconductive properties of the amorphous silicon layer that forms the diodes in the crossovers.

Accordingly, a first object of the invention is to provide an electronic matrix array characterized by a plurality of first spaced apart address lines; a plurality of second spaced apart address lines, the second address lines crossing at an angle from and being spaced from the first address lines and forming a plurality of crossover points therewith; and selection means between each of the crossover points for establishing selectable current paths through respective pairs of the first and second address lines, each selection means including a body of semiconductor material between the first and second address lines at the crossover points and having an effective current conduction cross-sectional area no larger than that formed by the overlapping juxtaposed common surface area of the address lines.

A second object of the invention is to provide a method of making an electronic matrix array characterized by the steps of forming layers of semiconductor materials on a conductive substrate to form a continuous selection means structure over the substrate. forming a plurality of first spaced apart conductive address lines on the continuous selection means structure on the side thereof opposite the substrate, removing portions of the substrate to form a plurality of second

-17-

spaced apart address lines crossing at an angle from the first address lines to form a plurality of crossover points therewith, and thereafter modifying the electrical conductivity of the continuous selection means structure in selected areas thereof between the plurality of first and second address lines to form a plurality of electrically isolated selection devices at the crossover points between said plurality of first and second address lines.

A third object of the invention is to provide a flat panel display characterized by a first plurality of conductors, a second plurality of conductors spaced from the first plurality of conductors and crossing the first plurality of conductors at an angle forming crossover points therewith, at least a pair of electrodes, light influencing material between the electrodes, and a plurality of selection devices between the first and second conductors at the crossover points for selectively interconnecting the conductors to facilitate the application of set and reset voltages to the electrodes for operating the light influencing material.

A fourth object of the invention is to provide a method of making a flat panel display of the type including light influencing material characterized by the steps of forming a continuous selection means structure on a conductive substrate, forming a first plurality of spaced apart conductors on the selection means structure, selectively etching the substrate to form a second plurality of spaced apart conductors spaced from

-18-

and crossing the first conductors at an angle to form a plurality of crossover points therewith, removing the selection means structure in selected areas thereof left exposed by the conductors to  
5 form a plurality of selection devices at the crossover points, and selectively open circuiting and short circuiting selected ones of the selection devices to interconnect the first and second conductors to facilitate the application of set  
10 and reset voltages through the conductors to the light influencing material.

A fifth object of the invention is to provide a flat panel display characterized by first and second pluralities of conductors, a pair of electrodes, light influencing material between the  
15 electrodes, and a plurality of selection devices interconnecting the first and second conductors and at least one of the electrodes to facilitate the application of set and reset voltages to the  
20 light influencing material through the first and second conductors.

The preferred embodiment of this invention will now be described by way of example, with reference to the drawings accompanying this specification in which:  
25

Fig. 1 is a partial perspective view of an electronic matrix array embodying the present invention;

Figs. 2A through 5A are partial side views illustrating various stages of fabrication of the matrix array of Fig. 1 in accordance with the present invention;  
30

Figs. 2B through 5B are partial side views of the matrix array of Fig. 1 at the various stages of the fabrication thereof as viewed from a frame of reference perpendicular to the corresponding views of Figs. 2A through 5A respectively;

Figs. 6A and 6B are partial side views similar to Figs. 5A and 5B respectively which illustrate an alternative method of isolating the diodes of the matrix array;

Fig. 7 is a partial perspective view of another electronic matrix array embodying the present invention;

Figs. 8A through 12A are partial side views illustrating various states of fabrication of the electronic array of Fig. 7 in accordance with the present invention;

Figs. 8B through 12B are partial side views of the electronic matrix array of Fig. 7 at the various stages of the fabrication thereof as viewed from a frame of reference perpendicular to the corresponding views of Figs. 8A through 12A respectively;

Fig. 13 is a partial perspective view of another electronic matrix array embodying the present invention;

Figs. 14A through 18A are partial side views illustrating various stages of fabrication of the electronic array of Fig. 13;

Figs. 14B through 18B are partial side views of the electronic matrix array of Fig. 13 at the various stages of the fabrication thereof as viewed from a frame of reference perpendicular to the corresponding views of Figs. 14A through 18A respectively;

-20-

Fig. 19 is a partial perspective view of a flat panel display embodying the present invention;

Fig. 19A is a schematic diagram of the equivalent circuit of the flat panel display of Fig. 19;

Fig. 20 is a partial perspective view of another flat panel display embodying the present invention; and

Fig. 20A is a schematic diagram of the equivalent circuit of the flat panel display of Fig. 20.

Referring now to Fig. 1, there is shown an electronic matrix array 30 embodying the present invention. The array 30 generally includes a first plurality of conductive address lines 32, a second plurality of address lines 34, and a plurality of selection devices in the form of diodes 36 between the address lines 32 and 34. The first and second plurality of address lines cross at an angle and are spaced apart by the diodes 36 to form a plurality of crossover points. As illustrated, the first and second address lines are orthogonally related and cross at an angle of 90°. As can also be seen in the figure, the address lines are formed from parallel spaced apart bands of conductive material such as platinum or aluminum. Between each crossover point there is a diode 36. The diodes include a body of semiconductor materials and preferably are formed from amorphous silicon alloys in accordance with the present invention. More particularly, and as will be further described with respect to Figs. 2



-21-

through 5, the diodes preferably comprise amorphous silicon alloys forming a p-i-n diode configuration.

5 The selection devices or diodes 36, as illustrated, are separated by orthogonally related grooves or channels 38. As will be described subsequently, the grooves or channels 38 are formed by etching the amorphous silicon alloys in the areas left exposed by address lines 32 and 34.

10 This aids in providing electrical isolation between the diodes. However, because the lateral conductivity of the amorphous silicon is relatively low, such channels or grooves may not be necessary for all applications. However, in view of

15 the fact that the address lines 32 and 34 cross-over with the diodes in between, either due to the limited lateral conductivity of the amorphous silicon alloys or the physical separation of the diodes by the channels or grooves 38, the diodes

20 have an effective current conduction cross-sectional area formed by the overlapping juxtaposed common surface area of the address lines.

Figs 2A through 5A, and 2B through 5B illustrate the fabrication process of the diode matrix array of Fig. 1. As can be seen in Figs. 2A and

25 2B, an amorphous silicon alloy p-i-n selection or diode structure 40 is first formed on a conductive substrate 42. The selection means structure 40 preferably comprises a diode structure formed by a

30 p-type amorphous silicon alloy region 40a, an intrinsic amorphous silicon alloy region 40b, and an n-type amorphous silicon alloy region 40c.

Amorphous silicon alloys can be deposited in multiple layers over large area substrates to form

-22-

such structures in high volume, continuous processing systems. Continuous processing systems of this kind are disclosed, for example, in U.S. Patent Nos. 4,400,409 for A Method Of Making  
5 P-Doped Silicon Films And Devices Made Therefrom and 4,410,558 for Continuous Amorphous Solar Cell Production System. As disclosed in these patents, which are incorporated herein by reference, a substrate formed from stainless steel, for example,  
10 may be continuously advanced through a succession of deposition chambers, wherein each chamber is dedicated to the deposition of a specific material.

In making a p-i-n type configuration, a  
15 single deposition chamber system can be used for batch processing or preferably, a multiple chamber system can be used wherein a first chamber is used for depositing a p-type amorphous silicon alloy, a second chamber is used for depositing an intrinsic  
20 amorphous silicon alloy, and a third chamber is used for depositing an n-type amorphous silicon alloy. Since each deposited alloy, and especially the intrinsic alloy must be of high purity, the deposition environment in the intrinsic deposition  
25 chamber is preferably isolated from undesirable, doping constituents within the other chambers to prevent the diffusion of doping constituents into the intrinsic chamber. In the previously mentioned patents, wherein the systems are primarily  
30 concerned with the production of photovoltaic cells, isolation between the chambers is accomplished by gas gates through which unidirectional gas flow is established and through which an inert

-23-

gas may be "swept" about the web of substrate material.

5 In the previously mentioned patents, deposition of the amorphous silicon alloy materials onto the large area continuous substrate is accomplished by glow discharge decomposition of the process gases. Among these processes, radio frequency energy glow discharge processes have been found suitable for the continuous production of  
10 amorphous semiconductors, the first use of which has been as photovoltaic devices. Also, a new and improved process for making amorphous semiconductor alloys and devices has recently been discovered. This process utilizes microwave energy  
15 to decompose the reaction gases to cause the deposition of improved amorphous semiconductor materials. This process provides substantially increased deposition rates and reaction gas feed stock utilization. Microwave glow discharge processes can also be utilized in high volume mass  
20 production of devices and to make layered structures.

As shown in Figs. 3A and 3B. after the p-i-n amorphous silicon alloy structure 40 is formed on  
25 the substrate 42, the top layer of conductive material from which will be formed the first plurality of address lines 32 is formed on the selection means or diode structure 40. The lines 32 can be formed in parallel bands, for example, by conventional photolithography techniques of the type  
30 well known in the art.

After the first plurality of address lines 32 are formed, the second plurality of address lines

-24-

34 are formed by removing selected portions of the substrate 42. This can be accomplished again, for example, by conventional photolithography techniques.

5       The resulting structure shown in Figs. 4A and 4B represents a useful device in and of itself for many applications. This is due to the limited lateral conductivity of the amorphous silicon alloys comprising the diode structure.

10       Should further electrical isolation be desired, such isolation can be obtained as shown in Figs. 5A and 5B or Figs. 6A and 6B. In Figs. 5A and 5B, the amorphous silicon diode structure 40 is etched to form the channels or grooves 38 in  
15       the areas thereof left exposed by the address lines 32 and 34. As a result, the address lines 32 and 34 can be used as a mask during the etching operation. The amorphous silicon alloy diode structure 40 need not be etched all the way  
20       through. In many cases, only the doped p and n-type regions need be etched through because these regions are of higher conductivity than the intrinsic region.

25       Although not illustrated, a potting compound can be introduced into the grooves or channels 38 after the etching process. This can be done to provide increased structural integrity for the finished device. Alternatively, the diode structure can be attached to another non-conductive  
30       substrate to provide increased structural integrity.

As an alternative to the etching operation illustrated in Figs. 5A and 5B, the additional

-25-

electrical isolation between the diodes 36 can also be provided by oxidizing the amorphous silicon alloy diode structure in the selected areas left exposed by the address lines 32 and 34. This  
5 can be accomplished by using the address lines as a mask and by either implanting oxygen into the selected areas of the amorphous silicon alloys or by exposing the entire structure to a high temperature oxidizing atmosphere. As shown in Figs. 6A  
10 and 6B, the resulting device will then include oxidized regions 44 in the selected areas. Whether the etching or oxidizing process is employed to provide the additional electrical isolation between the diodes, the electrical conductivity of the diode structure in the selected areas  
15 will be modified by being decreased to thereby increase the electrical isolation between the diodes 36.

Not only can the distributed electronic diode  
20 matrix array be formed over large area substrates, but the packing density thereof is greatly increased by the present invention over prior art structures regardless of the lithography feature size used. This results because only one lithog-  
25 raphy step is necessary in fabricating the diode matrix, that being in forming the address lines. Thereafter, the address lines themselves can be used as masks for further processing. Also, the selection or diode structure 40 can be formed from  
30 polycrystalline material. This can be accomplished by annealing the selection means structure 40 prior to forming the first plurality of address lines at a temperature which converts the amor-

-25-

phous silicon alloys to polycrystalline silicon alloys. For example, if the selection structure initially comprises amorphous silicon-hydrogen alloys, it can be annealed at 650°C for an hour to  
5 convert the same to polycrystalline material. If it is initially formed from an amorphous silicon-fluorine alloy, it can be annealed at 550°C for an hour. This can also be done for any of the embodiments to be described hereinafter.

10 Further, if the first plurality of address lines are formed from a transparent conductor, such as indium tin oxide, the photoconductive properties of the p-i-n diode structures can be used to an advantage. Since the p-i-n diodes have  
15 photovoltaic characteristics, the diode matrix can be used as a data input terminal by, for example, shining light onto selected diodes. As a result, a detectable change in current will flow through selected respective pairs of the first and second  
20 address lines. This change in current, after detection, can be used for data input purposes.

Referring now to Figure 7, it illustrates an electronic matrix array 50 which can be a ROM, PROM or EEPROM array, or, depending on intended  
25 use, a field programmable logic array in accordance with the present invention. The electronic matrix array 50 of Fig. 7 utilizes the diode matrix of Fig. 1 to facilitate individual selection or addressing of the memory cells of the devices.  
30 As a result, the elements which this array 50 have in common with the array 30 of Fig. 1 have been assigned corresponding reference numerals.

-27-

Referring now more particularly to Fig. 7, the array includes a first plurality of address lines 32, a second plurality of address lines 34, and a plurality of selection devices or diodes 36 at each crossover point of the first and second address lines 32 and 34. In addition, the array 50 includes a layer 52 of settable or resettable material between the diodes 36 and one of the plurality of address lines, here the first plurality of address lines 32. Lastly, the channels or grooves 38 are provided to provide the previously mentioned additional electrical isolation.

As will be described more fully hereinafter, when the layer 52 is formed from a settable material having a normal substantially non-conductive state and a settable substantially non-resettable comparatively high conductive state, the array can be either a ROM, PROM, or a field programmable logic array. When the layer 52 is formed from a resettable material having a substantially non-conductive state and a comparatively high conductive state and which is settable and resettable between those states, the array comprises an EEPROM array.

Figs. 8 through 12 illustrate the manner in which the array 50 of Fig. 7 can be fabricated in accordance with the present invention. Figs. 8A and 8B show that the diode structure 40 is first formed on the conductive substrate 42 as previously described. Then, the settable or resettable material 52 is deposited over the diode structure 40 as shown in Figs. 9A and 9B. The first address lines 32 are then formed over the settable or re-

-28-

settable material 52 in a manner as previously described as shown in Figs. 10A and 10B. Then, the second plurality of address lines 34 are formed as previously described by etching portions  
5 of the substrate 42 as shown in Figs. 11A and 11B. As before, the first and second plurality of address lines are formed so that they cross at an angle to form a plurality of crossover points. Lastly, as shown in Figs. 12A and 12B, the areas  
10 of the amorphous silicon alloy and the settable or resettable material are etched using the address lines as a mask to form the channels or grooves 38 and the diode bodies 36 with the memory material 52 in series therewith.

15 One preferred settable material from which the layer 52 can be formed is  $\text{Si}_{50}\text{C}_{50}$ . A memory cell made of this material is substantially irreversible, i.e., substantially nonresettable. This cell material has a maximum processing temperature  
20 of up to  $500^{\circ}\text{C}$  and a maximum storage temperature of from  $200^{\circ}\text{C}$  up to approximately  $400^{\circ}\text{C}$ . Devices made from this material can have a threshold voltage of eight volts. The SET resistance can be less than 500 ohms and an OFF resistance of up to  
25  $10^6$  ohms.

Silicon alloys produced by glow discharge or plasma deposition technique have properties and characteristics similar to those of the  $\text{Si}_{50}\text{C}_{50}$  material. One such material is a silicon oxygen  
30 material wherein the silicon is 95 to 100 atomic percent and the oxygen is from 5 to 0 atomic percent with one preferred material being  $\text{Si}_{95}\text{O}_5$ . Other materials or alloys can be formed from com-



-29-

pound gases such as silane, silicon tetrafluoride and hydrogen.

In forming the layer 52, the amorphous phase change materials are deposited onto the diode structure 40 to the desired thickness. The deposition techniques can be those described in the above referenced U.S. Patent Nos. 4,217,374 and 4,226,898. One exemplary deposition process is a plasma deposition from  $\text{SiH}_4$  which can include a diluent such as argon gas in about a one to one ratio. During the deposition, the substrate 42 is heated to about or less than  $150^\circ$  centigrade.

Between 500 and 2000 angstroms of settable material is deposited at an operating frequency of about 30 kilohertz, with about 800 angstroms producing a threshold voltage of eight volts.

Varying the thickness of the layer 52 varies the threshold voltage required to set the phase change material into the conductive state. The silicon material described essentially cannot be reset.

The materials or alloys described above provide cell or memory region materials which have a stable, highly conductive state and a stable, highly non-conductive state. The non-conductive state is substantially non-resettably switchable into the stable, highly conductive state by applying a current limited voltage pulse or a voltage limited current pulse across the cell region exceeding a predetermined threshold level. The cell remains in the highly conductive state even in the absence of an applied voltage or current and under all operating conditions.

-30-

When the layer 52 is a resettable material, the memory material comprises a reversible, phase change material which can be set in a highly conductive state or a highly non-conductive state.

5 More specifically, the layer 52 is formed of a material which is initially amorphous and which can be changed by a set voltage and current to a crystalline conductive state and then reset by a reset voltage and current to an amorphous insulator state. One preferred material from which the  
10 resettable material can be made includes germanium and tellurium such as  $\text{Ge}_{20}\text{Te}_{80}$ . This material has a good reversibility of up to  $10^6$  cycles, a maximum storage temperature of  $100^\circ\text{C}$ , a threshold  
15 voltage of 8 volts, a SET resistance of 300 ohms and OFF resistance (at  $175^\circ\text{C}$ ) of approximately  $10^4$  ohms. When such a material is used, a thin barrier layer of molybdenum can first be deposited by evaporation, for example, over the diode structure  
20 40 to prevent migration.

As previously mentioned when a settable material is used to form layer 52, a ROM or PROM device results. Selected individual memory cells can be set by applying the required threshold  
25 voltage and current to selected respective pairs, of the first and second address lines. Once set, a memory cell cannot be reset. As a result, when a settable material is used, a PROM array results when the ultimate user does the programming, or a  
30 ROM array results if the array is programmed prior to receipt by the ultimate user.

When a resettable material is used for layer 52, an EEPROM array results. Such arrays, after once being programmed, can be reprogrammed.

-31-

The array 50 of Fig. 7 can also be used as a field programmable logic array. Preferably the array 50 is used to that end when a settable material is used for layer 52. With or without a layer 52 of resettable or settable material the diodes themselves can be fused to form a bilaterally conducting via or open circuited as required. The diodes can be fused to form a conducting via for example by applying a large current to a selected pair of address lines to locally heat that diode to a temperature in excess of the crystallization temperature. This is electrically programming the conducting via. A selected diode can be open circuited by passing an even larger current through the pair of address lines associated with that diode. This current should be sufficient to locally heat the amorphous silicon alloys forming the diode to a temperature which locally vaporizes the material to open circuit the same. As a result, field programmable logic arrays can also be obtained in accordance with the present invention.

Further, laser energy can also be used to program the memory cell material. U.S. Patent No. 3,530,441 which issued to Stanford R. Ovshinsky on September 22, 1970 discloses such a process and is incorporated herein by reference. Also, laser energy can be used to short circuit or open circuit selected diodes when memory cell material is not employed. The laser beam however must be of sufficient energy and exposed to the selected diodes for a sufficient period of time to locally heat the diode semiconductor material to

-32-

fuse or open circuit the same. One set of address lines must therefore be transparent to laser light.

Referring now to Fig. 13, it illustrates another electronic matrix array 60 embodying the present invention which can be a ROM, PROM, or EEPROM array or a field programmable logic array depending on the memory material used and the manner of programming the memory cells and diodes. The array 60 includes a first plurality of address lines 32, a second plurality of address lines 34, and a plurality of diodes 36 at the crossover points of the address lines 32 and 34. The array 60 also includes a plurality of discrete layers 62 of settable or resettable material within the areas defined by the crossover points. Again, the discrete layers 62 can also be formed from transducer materials for the reasons previously mentioned.

The method of fabricating the array 60 is shown in Figs. 14 through 18. First, the diode structure 40, preferably of a p-i-n configuration is formed on the substrate 42 in a manner as previously described. Then, as shown in Figs. 15A and 15B, the memory material is deposited in discrete layers 62 in those areas which will later be within the areas defined by the crossover points. This can be done, for example, by conventional masking and photolithography techniques. Then, as shown in Figs. 16A and 16B, the first plurality of address lines 32 is formed over the discrete layers of memory material 62 and diode structure 40. Thereafter the second plurality of address

-33-

lines 34, as shown in Figs. 17A and 17B, is formed by etching, in selected areas, the substrate 42. A useful electronic matrix array then results.

5 If additional electrical isolation is desired, the areas of the amorphous silicon alloys left exposed can either be etched as previously described or can be oxidized as previously described and as shown in Figs. 18A and 18B. This leaves oxidized areas 64 to provide increased  
10 electrical isolation between the diodes 36.

By using the distributed diode array and the fabrication techniques previously described, a flat panel display can be fabricated with the additional technique of forming top conductors in a  
15 desired shape to form display electrodes. Fig. 19 illustrates a horizontal liquid crystal cell structure 70 of that type. It is to be understood that Fig. 19 shows only one such cell and that many such cells can be made with it to form a flat  
20 panel display.

The cell 70 includes top conductors 72 and 74, bottom conductors 76, 78 and 80, a plurality of diode bodies 82, 84, 86, 88, 90, and 92, and a pair of display electrodes 94 and 96, electrode 94  
25 being directly over diode bodies 86 and 88 and electrode 96 being formed over conductor 72. As can be seen in the figure the top conductors 72 and 74 are substantially parallel. They cross the bottom conductors 76, 78, and 80 and are spaced  
30 therefrom to form a plurality of crossover points. Within these crossover points and between the conductors are the diode bodies 82, 84, 90, and 92. The electrode 94 also crosses conductors

-34-

78 and 80 to form a pair of crossover points wherein diode bodies 86 and 88 are located. The diodes 82, 90, and 92 are open circuited and the diode body 88 is fused to a high conductivity state. Diodes 84 and 86 have been left to function as diodes.

Although not shown so as to not unduly confuse the figure, a light influencing material, such as a liquid crystal material, is included between the electrodes 94 and 96. By the term "light influencing material" is meant any material which emits light or can be used to selectively vary the intensity, phase or polarization of light either being reflected from or transmitted through the material. Liquid crystal material is only one such material having these characteristics. In order to set the liquid crystal, conductors 72 and 80 are energized. To reset the liquid crystal, conductors 72 and 74 are energized.

The structure of Fig. 19 can be fabricated by starting with the selection means or diode structure deposited onto a conductive substrate as shown, for example, in Figs. 14A and 14B. Thereafter, the top conductors and electrodes are deposited onto the diode structure in the configuration as shown. Thereafter, the substrate is etched to form the bottom conductors 76, 78, and 80. Then, the areas of amorphous silicon left exposed by the conductors and electrodes are etched using the conductors and electrodes as a mask. Diodes 82, 90 and 92 are then open circuited by passing a current therethrough sufficient to vaporize the material forming the diodes and diode

body 88 is fused. Lastly, the liquid crystal material is introduced between the electrodes 94 and 96. A schematic diagram of the display cell 70 is shown in Fig. 19A.

5        It may be desired to fill the open areas between the diode bodies and the conductors with a potting compound. This would provide added structural integrity for the cell 70.

10        As can be appreciated, since large area substrate and diode structures can be employed as starting materials, large area flat panel displays can be made in accordance with the present invention. Also, because relatively few lithographic steps need be performed to make the device, small  
15        cell size and hence, increased packing density and resolution can be obtained.

Fig. 20 illustrates another flat panel display liquid crystal cell 100 embodying the present invention. This cell is a vertical cell and includes a relatively large area top electrode 102.  
20        The cell 100 also includes top conductors 104 and 106 and bottom conductors 108, 110, and 112. Conductors 108 and 110 cross under conductor 104 forming a pair of crossover points having therein  
25        diode bodies 116 and 118. Conductors 108 and 110 also pass beneath electrode 102. The juxtaposed surface area of the conductors 108 and 110 with electrode 102 contain therebetween diode bodies 124 and 126. Similarly, conductors 112 and 108  
30        cross under conductor 106 forming another pair of crossover points having diode bodies 128 and 130 therein. Lastly, diode bodies 120 and 122 are between electrode 102 and conductors 108 and 112.

-36-

Diode bodies 116 and 130 have been open circuited, diode bodies 118 and 128 have been fused short circuited, and diode bodies 124, 126, 120, and 122 remain functional as diodes.

5        Not shown in the figure for purposes of not unduly complicating the same is the liquid crystal material deposited onto electrode 102 and a transparent conductor overlying the liquid crystal material. The transparent conductor would be  
10        coupled to a source of common potential. Diodes 124 and 126 form an AND gate. When the cell is energized a positive voltage is applied to conductors 104 and 108. To reset the cell, either one of conductors 104 and 108 is coupled to ground  
15        potential or a negative voltage.

      The cell 100 is fabricated by starting with the deposited diode structure over a conductive substrate as shown, for example, in Figs. 14A and 14B. Then, the top conductors 104 and 106 and the  
20        electrode 102 are deposited on top of the diode structure in the desired configuration as shown. Then, the substrate is etched to form the bottom conductors 108, 110, and 112. Then, the areas of the amorphous silicon diode structure left exposed  
25        by the conductors and electrodes are etched to form the diode bodies. Thereafter, diodes 116 and 130 are open circuited by passing a current through the diodes sufficient to vaporize localized regions of the amorphous silicon forming the  
30        diodes to open circuit the same. Diode bodies 118 and 128 are short circuited by passing a current therethrough sufficient to heat the amorphous silicon alloys forming the diode bodies to a tem-



- 37 -

perature which crystallizes the material. Lastly, the liquid crystal material is applied over the electrode 102 and the common electrode is applied over the liquid crystal material. The open spaces  
5 beneath the cell can be potted with a potting compound to increase the physical integrity of the cell if desired. Again, it should be understood that many such cells can be processed simultaneously on a single large area substrate and that  
10 just one such cell has been shown and described herein for purposes of illustration. A schematic diagram of the cell 100 is shown in Fig. 20A.

Many modifications and variations of the present invention are possible in light of the  
15 above teachings. For example, the amorphous silicon diode bodies can have numerous sizes and shapes and can also have an n-i-p configuration. Also, multiple p-i-n structures can be deposited in tandem to form multiple diode structures. When  
20 several layers of conductors are deposited, each separated by a layer of thin film semiconductor material, a multi-level structure is formed with many levels of electrically interconnectable programmable diode cells. Multiple diode structures  
25 would be desired for some operating voltage and current requirements and multi-level structures are desired for maximum gate or bit density and minimum interconnecting circuit lengths. By the term "amorphous" is meant an alloy or material  
30 which has long range disorder, although it can have short or intermediate order or even contain at times crystalline inclusions. It is therefore, to be understood that within the scope of the ap-

-38-

pending claims the invention can be practiced  
otherwise than as specifically described.

- 39 -

CLAIMS

1. An electronic matrix array characterized by:

a plurality of first spaced apart address lines (32);

5 a plurality of second spaced apart address lines (34), said second address lines crossing at an angle from and being spaced from said first address lines and forming a plurality of crossover points therewith; and

10 selection means (36) between each of said crossover points for establishing selectable current paths through respective pairs of said first and second address lines, each said selection means including a body (40) of semiconductor material between said first and second address lines  
15 at said crossover points and having an effective current conduction cross-sectional area no larger than that formed by the overlapping juxtaposed common surface area of said address lines.

20 2. An array according to claim 1 further characterized by said semiconductor bodies (40) are formed from amorphous semiconductor alloys.

3. An array according to claim 2 further characterized by said amorphous semiconductor  
25 alloys include silicon.

4. An array according to claim 3 further characterized by said semiconductor bodies (40) include an intrinsic amorphous silicon alloy region (40b) and a pair of doped amorphous silicon  
30 alloy regions (40a, 40c) on opposite respective sides of said intrinsic region between said in-

- 40 -

intrinsic region and said first (32) and second (34) address lines.

5        5.    An array according to claim 4 further characterized by said pair of doped amorphous silicon alloy regions (40a, 40c) are of opposite conductivity.

10       6.    An array according to claim 1 further characterized by said semiconductor bodies (40) are formed from polycrystalline semiconductor material.

7.    An array according to claim 6 further characterized by said polycrystalline semiconductor material includes silicon.

15       8.    An array according to any one of claims 1 through 7 further characterized by a layer (52) of settable material having a normal substantially non-conductive state and a settable substantially non-resettable comparatively high conductive state between said selection means (36) and one of said plurality of address lines (32, 34).

20       9.    An array according to claim 8 further characterized by said settable material (52) comprises an amorphous semiconductor alloy.

25       10.   An array according to any one of claims 1 through 7 further characterized by a layer (52) of resettable material having a substantially non-conductive state and a comparatively high conductive state between said selection means (36) and one of said plurality of address lines (32, 34), said resettable material being settable and resettable between said states.

30       11.   An array according to claim 1 further characterized by a layer (62) of transducer mate-

- 41 -

rial between said selection means (36) and one of said plurality of address lines (32, 34).

12. An array according to claim 1 further characterized by one of said plurality of address  
5 lines (32, 34) is formed from a transparent conductive material.

13. A method of making an electronic matrix array characterized by the steps of:

forming layers of semiconductor materials on  
10 a conductive substrate to form a continuous selection means structure over said substrate;

forming a plurality of first spaced apart  
conductive address lines on said continuous selection means structure on the side thereof opposite  
15 said substrate;

removing portions of said substrate to form a plurality of second spaced apart address lines crossing at an angle from said first address lines to form a plurality of crossover points therewith.

20 14. A method according to claim 13 further characterized by said semiconductor materials comprise amorphous semiconductor materials.

15. A method according to claim 14 further characterized by said amorphous semiconductor materials include amorphous semiconductor alloys.  
25

16. A method according to claim 13 further characterized by said step of forming said layers of semiconductor materials on said substrate includes depositing a first doped semiconductor  
30 layer over said substrate, depositing an intrinsic semiconductor layer over said first doped layer, and depositing a second doped semiconductor layer over said intrinsic layer.

17. A method according to claim 16 further characterized by said semiconductor layers are formed of amorphous semiconductor material.

5 18. A method according to any one of claims 16 or 17 characterized by the further step of annealing said amorphous semiconductor materials to convert said amorphous semiconductor materials to polycrystalline semiconductor materials.

10 19. A method according to claim 13 further characterized by said step of forming said layers of semiconductor materials on said substrate include forming layers of polycrystalline semiconductor materials on said substrate.

15 20. A method according to claim 13 further characterized by the step of short circuiting selected ones of said selection devices.

21. A method according to claim 20 characterized by the further step of open circuiting certain ones of said selection devices.

20 22. A method according to any one of claims 13 through 21 characterized by the further step of depositing a layer of settable material over said selection means structure prior to forming said first address lines, said settable material having  
25 a normal substantially non-conductive state and a settable substantially non-resettable comparatively high conductive state.

30 23. A method according to claim 22 characterized by the further step of setting said settable material associated with selected ones of said selection devices.

24. A method according to claim 22 characterized by the further step of short circuiting selected ones of said selection devices.

-43-

25. A method according to claim 13 characterized by the further step of forming discrete layers of settable material on said selection means structure within the areas of said crossover points prior to forming said first address lines, said settable material having a normal substantially non-conductive state and a settable substantially non-resettable comparatively high conductive state.

26. A method according to claim 25 characterized by the further step of setting said settable material associated with selected ones of said selection devices.

27. A method according to claim 13 characterized by the further step of depositing a layer of resettable material over said selection means structure prior to forming said first address lines, said resettable material having a substantially non-conductive state and a comparatively high conductive state and being settable and resettable between said states.

28. A method according to claim 13 characterized by the further step of forming discrete layers of resettable material on said selection means structure within the areas of said crossover points prior to forming said first address lines, said resettable material having a substantially non-conductive state and a comparatively high conductive state and being settable and resettable between said states.

29. A method according to claim 13 further characterized by said step of removing portions of said substrate to form said second address lines includes etching said substrate.

- 44 -

30. A method according to claim 13 characterized by the further step of modifying the electrical conductivity of said selection means structure in selected areas thereof between first and second lines to decrease the electrical conductivity thereof.

31. A method according to claim 30 further characterized by said step of decreasing the electrical conductivity of said selection means structure includes oxidizing said selection means structure semiconductor material in said selected areas.

32. A method according to claim 30 further characterized by said step of decreasing the electrical conductivity of said selection means structure includes removing portions of said selection means structure semiconductor material in said selected areas.

33. A method according to claim 13 further characterized by said first conductive address lines are formed from transparent conductive material.

34. A flat panel display characterized by:  
a first plurality of conductors (72, 74, 104, 106);

a second plurality of conductors (78, 80, 108, 110, 112) spaced from said first plurality of conductors and crossing said first plurality of conductors at an angle forming crossover points therewith;

at least a pair of electrodes (94, 96, 102);  
light influencing material between said electrodes; and



- 45 -

a plurality of selection devices (82, 84, 86, 88, 90, 92, 116, 118, 120, 122, 124, 126, 128, 130) between said first and second conductors at said crossover points for selectively interconnecting said conductors to facilitate the application of set and reset voltages to said electrodes for operating said light influencing material.

35. A flat panel display according to claim 34 further characterized by said selection devices comprise diode bodies (82, 84, 86, 88, 90, 92, 116, 118, 120, 122, 124, 126, 128, 130).

36. A flat panel display according to claim 35 further characterized by said diode bodies (82, 84, 86, 88, 90, 92, 116, 118, 120, 122, 124, 126, 128, 130) are formed from amorphous silicon alloys.

37. A flat panel display according to claim 36 further characterized by said diode bodies (82, 84, 86, 88, 90, 92, 116, 118, 120, 122, 124, 126, 128, 130) comprise an intrinsic region (40b) and a pair of doped regions (40a, 40c) on opposite respective sides of said intrinsic region.

38. A flat panel display according to any one of claims 35 through 37 further characterized by selected ones (88, 118, 128) of said diode bodies are short circuited.

39. A flat panel display according to any one of claims 35 through 38 further characterized by certain ones (82, 90, 92, 116, 130) of said diode bodies are open circuited.

40. A flat panel display according to any one of claims 34 through 39 further characterized by said light influencing material comprises liquid crystal display material.

- 46 -

41. A flat panel display according to claim 40 further characterized by said pair of electrodes (94, 96) are horizontally arranged with respect to said liquid crystal display material.

5 42. A flat panel display according to claim 35 further characterized by said pair of electrodes (102) are vertically arranged with respect to said liquid crystal display material.

10 43. A method of making a flat panel display of the type including light influencing material characterized by the steps of:

forming a continuous selection means structure on a conductive substrate;

15 forming a first plurality of spaced apart conductors on said selection means structure;

selectively etching said substrate to form a second plurality of spaced apart conductors spaced from and crossing said first conductors at an angle to form a plurality of crossover points therewith;

20 removing said selection means structure in selected areas thereof left exposed by said conductors to form a plurality of selection devices at said crossover points; and

25 selectively open circuiting and short circuiting selected ones of said selection devices to interconnect said first and second conductors to facilitate the application of set and reset voltages through said conductors to said light influencing material.

30 44. A method according to claim 43 further characterized by said step of forming said continuous selection means structure includes forming

- 47 -

a continuous diode structure and wherein said step of removing selected areas of said selection means structure forms a plurality of diode bodies.

5 45. A method according to any one of claims 43 or 44 further characterized by said light influencing material includes liquid crystal display material.

10 46. A method according to any one of claims 44 or 45 characterized by the further step of forming at least one electrode on said diode structure, forming said second conductors so that selected ones of said second conductors at least partially lie beneath said electrode, and removing said diode structure to form diode bodies between  
15 said at least one electrode and said selected ones of said second conductors.

20 47. A method according to claim 46 characterized by the further step of applying said liquid crystal display material over said at least one electrode.

25 48. A method according to claim 46 characterized by the further steps of forming a second electrode over one of said first conductors and applying said liquid crystal display material between said at least one electrode and said second electrode.

30 49. A method according to claim 45 further characterized by selected ones of said diode bodies are short circuited by passing a current through said selected diodes.

50. A method according to claim 45 further characterized by selected ones of said diode bodies are open circuited by passing a current

- 48 -

through said selected bodies sufficient to open circuit the electrical connection between the electrodes forming said selected diodes.

51. A flat panel display characterized by:
- 5 a first plurality of conductors (72, 74, 104, 106);
- a second plurality of conductors (76, 78, 80, 108, 110, 112);
- a pair of electrodes (94, 96, 102);
- 10 light influencing material between said electrodes; and
- a plurality of selection devices (82, 84, 86, 88, 90, 92, 116, 118, 120, 122, 124, 126, 128, 130) interconnecting said first and second con-
- 15 ductors and at least one of said electrodes to facilitate the application of set and reset voltages to said light influencing material through said first and second conductors.

52. A flat panel display according to claim
- 20 51 further characterized by said light influencing material includes liquid crystal display material.

53. A flat panel display according to any one of claims 51 or 52 further characterized by said selection devices comprise diode bodies (82,
- 25 84, 86, 88, 90, 92, 116, 118, 120, 122, 124, 126, 128, 130).

54. A flat panel display according to claim 53 further characterized by selected ones (88, 118, 128) of said diode bodies are short circuited.
- 30

55. A flat panel display according to any one of claims 53 or 54 further characterized by certain ones (82, 90, 92, 116, 130) of said diode bodies are open circuited.

- 49 -

56. A flat panel display according to claim  
51 further characterized by one of said electrodes  
overlies (96) one of said first conductors (72).

57. A flat panel display according to claim  
5 56 further characterized by said liquid crystal  
display material and said electrodes (94, 96) are  
substantially coplanar.

58. A flat panel display according to claim  
53 further characterized by said liquid crystal  
10 display material and said electrodes (102) are  
vertically arranged.

FIG 1




FIG 2a




FIG 2b




FIG 3a




FIG 3b




FIG 4a




FIG 4b




FIG 5a




FIG 5b




FIG 6a




FIG 6b




FIG 7






FIG 8a




FIG 8b




FIG 9a




FIG 9b




FIG 10a




FIG 10b




FIG 11a




FIG 11b




FIG 12a




FIG 12b




FIG 13




FIG 14a




FIG 14b




FIG 15a




FIG 15b




FIG 16a




FIG 16b




FIG 17a




FIG 17b




FIG 18a




FIG 18b

